TAP Engineering

Senior FPGA Design Engineer

Hardware - Fort Meade, MD - Full Time

Job ID: TAP00039

Position: Senior FPGA Design Engineer

Location: US – MD, Fort Meade (or surrounding area)

Category: Hardware

Clearance Requirement: Active TS/SCI w/ full scope polygraph

Education Requirement: BS in Electrical or Computer Engineering (or related technical field)

Experience Requirement: 7 Years

TAP is seeking to hire a Senior FPGA Design Engineer to join our team! If you are a highly motivated engineer who enjoys a challenging and dynamic environment where your contributions are both critical and valued, this company will provide you the tools and opportunity to thrive.

The Senior FPGA Design Engineer will focus on FPGA Design, PCB design and layout, and reverse engineering, to include the analysis of integrated circuits for security, at both the macrocell/digital level, and the transistor/analog level.

Required Qualifications:

  • Active TS/SCI w/ full scope polygraph
  • BS in Electrical or Computer Engineering (or related technical field)
  • 7+ Years of Experience
  • Experience designing New FPGAs and Hardware Components
  • Apply FPGA Place and Route (P&R) tools with various libraries to create physical implementations of designs
  • Designing electrical components and systems, including schematic capture and routing layout for digital printed circuit boards (PCBs)
  • Technical writing, communication, and interpersonal skills

Desired Qualifications:

  • MS or PhD in Electrical or Computer Engineering (or related technical field)
  • Experience with ASIC Design, including experience with ASIC design tools such as Cadence or Synopsis or FPGA design tools such as Altera Quartus or Xilinx Vivado.
  • Experience in reverse engineering
  • Experience fabricating, assembling and qualifying 1st article engineering prototypes
  • Experience developing and executing test plans and procedures
  • Experience doing physical partitioning or analysis of the FPGA fabric
  • Experience providing subject matter expertise to those involved with the planning, acquisition and integration of new technologies procured and incorporated by the customer
  • Experience researching FPGA Assurance industry technology advances and trends, prepare and report findings, and make recommendations to customer decision makers

**This position is contingent upon the successful completion of security processing and favorable acceptance onto the program by the Customer.** 

Clearance Requirement: This position requires ability to obtain and maintain a Top Secret/SCI security clearance, based on current background investigation (SBI), as well as the favorable completion of full scope polygraph. Clearance and polygraph processing will be completed by the U.S. Government. Factors considered for a U.S. Government Security Clearance include, but are not limited to:

  • U.S. Citizenship
  • Favorable Criminal History Check
  • Education Verification
  • Abuse/Illegal Drug Use
  • Credit Check
  • Subject Interview

By submitting your resume for this position, you understand and agree that TAP Engineering may share your resume, as well as any other related personal information or documentation you provide, with its subsidiaries and affiliated companies for the purpose of considering you for other available positions. 

TAP Engineering is an Equal Opportunity/Affirmative Action Employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, veteran status or other characteristics protected by law. Learn more about your rights under Federal EEO laws and supplemental language.

Apply: Senior FPGA Design Engineer
* Required fields
First name*
Last name*
Email address*
Phone number*
Resume*

Attach resume as .pdf, .doc, .docx, .odt, .txt, or .rtf (limit 5MB) or paste resume

Paste your resume here or attach resume file

Desired salary
Earliest start date?
Are you a U.S. Citizen?*
Do you actively hold, or have you held within the last 2 years, a security clearance with the U.S. Government? If so, which level?*
Human Check*